ASIC-System on Chip-VLSI Design
Semiconductor tech news and articles
Home
About
Physical Design
Low Power VLSI
STA
Synthesis
DFT
FV
Verilog
Jobs
Training
Layoff Watch
How hardware is inferred - Combo Logics
5.2.4. Combo Logics
If unknown ‘x’ or ‘z’ is assigned then it will be realized into tristate buffer. So avoid using ‘x’ and ‘z’. usage of these may mislead synthesis.
Eg.:
assign tri_out=en ? tri_in : 1b’z;
No comments:
Post a Comment
Your Comments... (comments are moderated)
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment
Your Comments... (comments are moderated)