Asic-soc blog will provide free listing of semiconductor/Embedded domain job openings for employers.

Details are below:

  • Any semiconductor/Embedded company can send their job openings to 
  • Clearly mention all details of the job, including final date for application submission. 
  • This will be published as a post in asic-soc blog and will be deleted or archived when date lapses. 
  • A link will be provided to this post in main page "Jobs". 
  • I am not a professional website designer, hence has limited knowledge on HTML formatting of the content. Any job opening sent to asic-soc will be formatted to my best knowledge and will be posted. 
  • You can also send HTML, I can copy paste the content to blog post directly.
  • Asic-soc blog doesn't own any of these listing, it is just providing platform to communicate the requirements for the benefit of user community.
  • Asic-soc blog makes best effort to list genuine openings, but can't guarantee accuracy of the information.
  • Job seekers can directly contact employer by either phone or email or whatever communication platform provided by employer.
  • Asic-soc blog hopes that this will benefit VLSI/Embedded community.
Thanks & Best Regards,
asic-soc blog

Environmental constraints

14.4. Environmental constraints

Both DRC and optimization constraints follow environmental constraints. Setting up of operating conditions and wire load model falls under environmental constraints.

Timing Constraints

14.3. Timing Constraints

These constraints specify clock related definitions which affect synthesis and timing analysis.

Optimization constraints

14.2 Optimization constraints

Three types of optimizations are possible-area, power and timing. We have optimization constraints related to all these. Synthesis tools assign higher priority to timing constraints over area and power constraints.

Logical DRC constraints

14.1. Logical DRC constraints

DRC constraints exist in library. DRC constraints can’t be relaxed. They can be chosen from library. These constraints are imposed upon the design by requirements specified in the target technology library. This presides over optimization constraints to realize a functional design.

Broadcom to lay-off

Another lay-off in sight in addition to the big one recently announced by Microsoft - Nokia. Broadcom tried to sell its cellular baseband business, ultimately failed to attract anyone ! Earlier Texas Instrument (TI) closed its OMAP platform. We know it is bad for employees, what about VLSI industry as a whole? Are big guys like Qualcomm establishing its monopoly further? Or is that technology is not growing in tandem with benchmark standards? This is not a trend to welcome !

Broadcom to lay off 2,500 employees

Constraints: Clock, Logical DRC, Area, Power

14.    Constraints: Clock, Logical DRC, Area, Power

Design constraints are generally specified in “Synopsys Design Constraints” (SDC) form. SDC is very widely used and industry accepted standard for specifying design constraints.

Three types of constraints can be set for the design. They are:

1) Logical DRC constraints
2) Optimization constraints
3) Environmental constraints.

Setup and hold slack

13.    Setup and hold slack

Slack is defined as difference between actual or achieved time and the desired time for a timing path. For timing path slack determines if the design is working at the specified speed or frequency.

Setup and hold time definition

12.    Setup and hold time definition

Setup and hold checks are the most common types of timing checks used in timing verification. Synchronous inputs (e.g.  D)  have Setup, Hold time specification with respect to the clock input. These checks specify that the data input must remain stable for a specified interval before and after the clock input changes


Ø  Setup Time:  the amount of time the data at the synchronous input (D) must be stable before the active edge of clock

Ø  Hold Time: the amount of time the data at the synchronous input (D) must be stable after the active edge of clock.

Both setup and hold time for a flip-flop is specified in the library.

Fundamentals of Timing

1.    Fundamentals of Timing

11.1. Timing paths

Any digital circuit can be represented as a “timing path” modeled between two flip flops.


Design Objects

1.    Design Objects

Design objects which are regularly used design are design is explained below.

Wire load models for synthesis

9.1. Wire load models for synthesis

Wire load modeling allows us to estimate the effect of wire length and fanout on the resistance, capacitance, and area of nets. Synthesizer uses these physical values to calculate wire delays and circuit speeds. Semiconductor vendors develop wire load models, based on statistical information specific to the vendors’ process. The models include coefficients for area, capacitance, and resistance per unit length, and a fanout-to-length table for estimating net lengths (the number of fanouts determines a nominal length).

Wire load models

1.    Wire load models

Extraction data from already routed designs are used to build a lookup table known as the wire load model (WLM). WLM is based on the statistical estimates of R and C based on “Net Fan-out”.

Operating Condition: Operating Temperature Variation

8.3. Operating Temperature Variation

Temperature variation is unavoidable in the everyday operation of a design. Effects on performance caused by temperature fluctuations are most often handled as linear scaling effects, but some submicron silicon processes require nonlinear calculations.

Operating Condition: Supply Voltage Variation

8.2. Supply Voltage Variation

The design’s supply voltage can vary from the established ideal value during day-to-day operation. Often a complex calculation (using a shift in threshold voltages) is employed, but a simple linear scaling factor is also used for logic-level performance calculations.

Search This Blog