Physical Design


Contents


2. Libraries In Physical Design


Physical Library

Technology File Libraries

Unit Tile

Cell Libraries

Standard Cell Libraries

I/O cell (pad cell) Libraries

Special (Custom or Macro) Cell libraries

3. Inputs–outputs to/from Different  RTL to GDS design process


4. Data Setup

5. Floorplanning

Floorplanning (Die) Size

Core utilization

Core to I/O clearence

Row configuration:

Cell orientation

Pad Limited Design

Core Limited Design

Bond Pads

Corner Cells

Pad fillers

IO Pad Placement

IO Pin Placement

Hard Macro Placement

Macro Placement guidelines

Flight-lines (Fly-lines)

Blockages

Placement Blockages

Routing Blockages


Core Power Ring

Vertical and Horizontal Straps

Pad Power Ring

PAD to core ring power strap

Power rails

Power Planning Equations

Some Power Planned Chip Examples


Special Cell Placement

Well-Tap Cells and  End-Cap Cells

Spare Cells

Decap Cells

JTAG and Other Cells Close to the I/Os

Optimizing and Reordering Scan Chains

Plaement Methodology

Congestion Driven Placement

Timing Driven Placement

Logic optimization In Placement

Major Placement Steps

Virtual Placement

HFN synthesis

Initial (Global) Placement

Detailed placement (Legalization) –Refine Placement

Postplacement Analysis- Timing, Congestion Analysis

Placement Congestion: cell density   

Global Route Congestion


Goals of CTS

Clock Tree Begin and End

How to Handle Hard Macros

Clock Buffers and Inverters

Skew Balancing

Pre-CTS Clock

CTS Algorithms

Clock tree optimization

Post CTS Clock Tree Structure

Clock design problems


Grid Based Routing

Prefered Routing Direction

Unit Tie

Non Default Routing Rules

Global routing

Global Routing Cells

Global Routing Congestion

Track Assignment
Detail Routing

Search and Repair


10. Physical DRC Verification

Micron rules

Lamda rules

Minimum Width

Minimum Spacing

Minimum Enclosure

Minimum Extension

11. Design For Manufacturability

Antenna Fixing

Solutions for Antenna Violations

Critical Area

Wire Spreading

Via Reliability

Double Via Insertion

Metal Fill Insertion

Filler Cell Insertion

12. Engineering Change Order (ECO)

Non-Freeze Silicon (Unconstrained)  ECO (Pre-Mask ECO)

Freeze Silicon ECO (Post Mask ECO)

 

16 comments:

  1. This comment has been removed by a blog administrator.

    ReplyDelete
  2. Hi Team,

    Its a nice blog.
    Where can i get to read more about each topics in the content listed above

    Thanks,
    Sundar

    ReplyDelete
  3. Hi can i get the reference books for the above topics

    ReplyDelete
  4. can i found this topics anywhere in depth.......plz reply me..

    ReplyDelete
    Replies
    1. https://www.theinformationanalysis.com/semiconductor-families/

      Delete
  5. Please anyone tell where is all the content mentioned, it's very important for me to read this now.

    ReplyDelete
  6. Thank you for Sharing this informative blog.
    Our latest Collectin of Designer Rings Online Shopping Offers Rings for Women. Get Latest Collection of Floral Rings, Solitare Rings, Kundan Rings.

    ReplyDelete
  7. Thank you for Sharing this informative blog.
    Our latest Collectin of Designer Rings Online Shopping Offers Rings for Women. Get Latest Collection of Floral Rings, Solitare Rings, Kundan Rings.

    ReplyDelete
  8. nice article here is my article SEMICONDUCTOR FAMILIES : Easy Accomplish (RTL,DCTL,DTL,HTL,TTL,ECL,IIL,MOS and CMOS) where you can fined more about these topics.

    ReplyDelete
  9. Thank you for sharing this.
    The objective of this PG Diploma course is to provide the candidates with the best Detail knowledge and skills in the Process Safety Engineering discipline to facilitate faster learning curves while on the job.
    Online Process Safety Course in Noida

    ReplyDelete
  10. This comment has been removed by the author.

    ReplyDelete
  11. Hi, Thank you for sharing blog on VLSI physical design course. FutureWiz provides VLSI online courses with certificate and placement.

    ReplyDelete
  12. This comment has been removed by the author.

    ReplyDelete
  13. Hi, Thank you for sharing the blog on VLSI physical design course . FutureWiz is one of the top providers of VLSI training with certificates and placement.

    ReplyDelete
  14. I searched some articles blogs on Google and I really enjoyed delving into this topic. If you are interested in exploring similar content I come to your blogs and read your blogs, I really liked your blogs.
    https://proteiosgreen

    ReplyDelete

Your Comments... (comments are moderated)