ASIC-System on Chip-VLSI Design

I, along with co-author Ananda Veerasangaiah from Synopsys, presented a paper- "Tackling advanced DRCs and DPT violations using In-Desi...

Asic-soc blog will provide free listing of training institutes in semiconductor/Embedded domain. Details are below: Any semiconductor/Em...

Asic-soc blog will provide free listing of semiconductor/Embedded domain job openings for employers. Details are below: Any semiconductor...

14.4. Environmental constraints Both DRC and optimization constraints follow environmental constraints. Setting up of operating conditi...

14.3. Timing Constraints These constraints specify clock related definitions which affect synthesis and timing analysis.

14.2 Optimization constraints Three types of optimizations are possible-area, power and timing. We have optimization constraints relate...

14.1. Logical DRC constraints DRC constraints exist in library. DRC constraints can’t be relaxed. They can be chosen from library. These...

Another lay-off in sight in addition to the big one recently announced by Microsoft - Nokia. Broadcom tried to sell its cellular baseband bu...

14.     Constraints: Clock, Logical DRC, Area, Power   Design constraints are generally specified in “Synopsys Design Constraints” ...

13.     Setup and hold slack Slack Slack is defined as difference between actual or achieved time and the desired time for a timing ...

12.     Setup and hold time definition Setup and hold checks are the most common types of timing checks used in timing verification. Sy...

1.     Fundamentals of Timing 11.1. Timing paths Any digital circuit can be represented as a “timing path” modeled between two fli...

1.     Design Objects Design objects which are regularly used w.r.to design are design is explained below.

9.1. Wire load models for synthesis Wire load modeling allows us to estimate the effect of wire length and fanout on the resistance,...

1.     Wire load models Extraction data from already routed designs are used to build a lookup table known as the wire load mode...