ASIC-SoC-VLSI Design

All about VLSI Digital Design

Home
About Me
Links
STA
Verilog HDL

Draw XNOR gate using MUX.

Related faq

AND gate using MUX
OR gate using MUX
NAND gate using MUX
NOR gate using MUX
XOR gate using MUX

Tags: Basic gates using MUX, Digital design

Reactions:

1 comments:

salmaOctober 26, 2011 8:52 PM
hello !!! this information is excellent .. It helped me a lot
ReplyDelete

Your Comments...

Newer Post Older Post Home

Subscribe to: Post Comments (Atom)

Related Posts with Thumbnails

Search This Blog

Loading...

Popular Posts

Clock Gating

Clock tree consume more than 50 % of dynamic power. The components of this power are: 1) Power consumed by combinatorial log...
Backend (Physical Design) Interview Questions and Answers

Below are the sequence of questions asked for a physical design engineer. In which field are you interested? Answer to this question...
Process-Voltage-Temperature (PVT) Variations and Static Timing Analysis

The major design challenges of ASIC design consist of microscopic issues and macroscopic issues [1]. The microscopic issues are ultra-high s...
Power Planning

There are two types of power planning and management. They are core cell power management and I/O cell power management . In former one VDD...
Embedded System for Automatic Washing Machine using Microchip PIC18F Series Microcontroller

The design uses the PIC18F series microcontroller. All the control functionalities of the system are built around this. Upgradeability is th...

Read More...

Recent Comments

Blog Archive

► 2012 (4)
- ► March 2012 (4)

► 2011 (7)
- ► December 2011 (1)
  - Synopsys Acquires Magma Design Automation
- ► November 2011 (5)
- ► January 2011 (1)
  - Fixing Transition Violation

► 2010 (2)
- ► July 2010 (1)
  - My 3 Day Experience With Synopsys Lynx Design Syst...
- ► June 2010 (1)
  - Low Power Techniques - Presentation

► 2009 (14)
- ► September 2009 (1)
  - Setup Time and Hold Time-Story of Poor Flip-Flop !...
- ► August 2009 (1)
  - MULTIPLEXING 7 SEGMENT DISPLAY USING PIC MICROCONT...
- ► June 2009 (2)
  - Free download: OpenSPARC 64 bit processor and Nang...
  - Timing paths
- ► May 2009 (3)
- ► April 2009 (2)
  - CoreConnect Bus and AMBA Bus Specification Resourc...
  - System on Chip article links
- ► February 2009 (1)
  - BUTTERWORTH LOWPASS (order-1) FILTER IMPLEMENTATIO...
- ► January 2009 (4)

▼ 2008 (36)
- ► December 2008 (1)
  - Transition Delay and Propagation Delay
- ► November 2008 (1)
  - Ten lies about microprocessors
- ► October 2008 (1)
  - Net Delay or Interconnect Delay or Wire Delay or E...
- ► September 2008 (1)
  - Delays in ASIC Design
- ► August 2008 (1)
  - Dynamic vs Static Timing Analysis
- ► July 2008 (1)
  - Companywise ASIC/VLSI Interview Questions
- ▼ June 2008 (7)
- ► May 2008 (1)
  - Metastability, Reset
- ► April 2008 (13)
- ► March 2008 (4)
- ► February 2008 (2)
- ► January 2008 (3)

► 2007 (109)
- ► December 2007 (23)
- ► November 2007 (10)
- ► October 2007 (54)
- ► September 2007 (14)
- ► July 2007 (6)
- ► June 2007 (2)

Recent Posts

Subscribe

Enter your email address:

Listed in

Technology Blogs - Blog Catalog Blog Directory

Add to Technorati Favorites

Copyright/Disclaimer

Creative Commons License

This work is licensed under a Creative Commons Attribution-Share Alike 2.5 India License.

"Nahi Jnanena Sadrusham". Simple template. Powered by Blogger.